Commonly, whenever a bus bridge sees a transaction on one bus that need to be forwarded to the other, the original transaction will have to wait around until the forwarded transaction completes in advance of a result is ready. Just one noteworthy exception occurs in the case of memory writes. https://nathanlabsadvisory.com/achieving-fisma-certification-in-the-usa-ensuring-robust-information-security/